This article proposes a power-efficient highly linear capacitor-array-based digital-to-time converter (DTC) using a charge redistribution constant-slope approach. A fringecapacitor-based digital-to-analog converter (C-DAC) array is used to regulate the starting supply voltage of the constant discharging slope fed to a fixed-threshold comparator. The DTC operation mechanism is analyzed and design tradeoffs are investigated. The proposed DTC consumes merely 31 µW from a 1-V supply when clocked at 40 MHz, while achieving a fine resolution of 148 fs over a 9-bit range. The measured differential nonlinearity (DNL) and integral nonlinearity (INL) are 0.96/1.07 LSB. Index Terms-Capacitor-based digital-to-analog converter (C-DAC), constant slope, digital-to-time converter (DTC), femtosecond resolution, integral nonlinearity (INL), phase-locked loop (PLL), power-efficient, ultra-low power (ULP).
Such a wide range makes it one of the most power-hungry blocks in the ADPLL [after the digitally controlled oscillator (DCO)]. Moreover, high linearity is essential in avoiding significant in-band fractional spurious tones.
In recent years, the DTCs have aroused significant interest in the design of PLLs [4] , [5] , [11] , [13] , [27] , [28] . A DTC can reduce the TDC detection range in a fractional-N ADPLL via a reference clock edge prediction and realignment. With the assistance of the DTC, one can greatly reduce power consumption of the phase detection circuitry, which can now employ a TDC with a much narrower range. This is instrumental in pushing the ADPLL's power consumption to below 1 mW for Bluetooth low-energy (BLE) applications [4] , [5] . However, [4] suffers from large fractional spurs due to the DTC's nonlinearity. A phase-dithering technique was adopted in the later version [5] . The literature also reports a DTC used to dither the reference clock over an ADPLL to suppress its spurs at near integer-N channels [17] , as well as ADPLLs achieving fractional-N operation based on a conventional integer-N PLL architecture [7] , [10] . The dynamic range of the DTC can be relaxed by using multi-phase outputs from a DCO divider or a coarse-fine DTC architecture [6] , [12] . It can further be reduced with an assistance of a phase interpolator (PI) in the feedback path [7] . A DTC with a fine resolution can reduce its quantization noise contribution in the PLL.
A generic DTC topology would consist of input and output buffers in addition to a variable delay-generation part. One popular DTC propagates the signal through a digitally controlled delay chain comprised of inverters/buffers [4] . This approach suffers from limited resolution and high power consumption due to a large number of delay cells. For highresolution DTCs, special attention is paid to the input-output buffers to isolate the delay-generation part from the outside interference. For example, in [10] , the DTC delay unit is built as a cascade of two inverters, each loaded with tunable MOS capacitors, and extra buffers are added to isolate each delay unit. By controlling the MOS capacitance, the loading of each of the two inverters has two states, generating two different delays. That architecture suffers from a MOS capacitance mismatch among different units. Thus, the DTC resolution and nonlinearity are limited by the manufacturing variations. This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ Fig. 1 . Conceptual diagram of the delay-generation circuit in (a) conventional constant-slope DTC using I-DAC [19] and (b) proposed constant-slope DTC using passive C-DAC.
Another popular method in [18] regulates a variable voltage ramp driving a threshold comparator. The variable ramp generator can be simply modeled as a first-order RC circuit. The slope of the voltage ramp is controlled through tunable capacitances. Even though the DTC can achieve fine resolution <500 fs [12] , [18] , it suffers from poor linearity due to a nonlinear relationship between the propagation delay and the input ramp time. This problem can be alleviated by exploiting a constant-slope method [3] , [19] , which generates voltage ramps with different starting voltages. As shown in Fig. 1(a) , the slope is maintained and it ideally produces a linear relationship if the following threshold comparator has a constant sampling aperture. Despite the significant improvements in resolution and linearity, the main power contributor in [19] is the current digital-to-analog converter (I-DAC), which consumes 1 mW. To reduce the power consumption of I-DAC, an isolation technique of ramp signal, and offset generations was proposed in [3] in which the DAC has to only charge a 10× smaller capacitor. However, since the architecture still needs an independent DAC and a cascoded current mirror, the power consumption is 98 μW at 26 MHz.
In this article, we propose a new architecture of the constant-slope DTC that achieves much lower power consumption while maintaining high resolution and linearity. By exploiting a passive capacitor-based DAC (C-DAC) as part of the ramp generator, the power consumption is significantly reduced through charge redistribution. The capacitive DAC regulates the supply of the ramp generator, creating a linearly stepped starting voltage for the constant discharging slope. The high linearity of the DTC is ensured by the constant-slope method and excellent matching of C-DAC's metal-oxide-metal (MOM) capacitors as well as a builtin predistortion. The C-DAC design follows the principles and derives benefits from a successive approximation register analog-to-digital converter (SAR-ADC) architecture [21] , [22] . The C-DAC output supplies the threshold comparator such that different supply voltages generate proportional delays with extremely fine resolution through the constant-slope discharging process, as shown in Fig. 1(b) . In the rest of this article, Section II explains the proposed concept of constant-slope discharging using the programmable passive C-DAC. Design details of the proposed DTC architecture are described in Section III. The experimental results are shown in Section IV. At last, the conclusions are given in Section V.
II. CHARGE-REDISTRIBUTION CONSTANT SLOPE

A. Constant-Slope Discharging
Comparison between the DTC variable-slope and constantslope methods can be found in [19] . Briefly, the delay is controlled in the former by varying the signal's voltage transition slope at its rising (i.e., significant) edges. However, this suffers from a systematic nonlinearity (see [19, Fig. 7 ]) due to the rise time versus delay dependence in practical comparators. In contrast, the constant-slope method maintains the same slope at every ramp. The conventional constant-slope DTCs employ an I-DAC, as shown in Fig. 1(a) . A variable start voltage (V st_conv ) is used to linearly program the variable delay. All ramps above a certain V st_conv,max have the same shape, thus exerting the same influence on the following comparator. Considering a more practical model of the comparator, the output voltage transition mainly responds to a "soft" range of input voltages [V th0 , V th1 ]. As long as V st_conv,max < V th0 , it is reasonable to assume the comparator does not add extra nonlinearity, irrespective of the comparator's bandwidth.
The proposed C-DAC-based constant-slope DTC shown in Fig. 1(b) inherits the benefits of the conventional I-DAC structure but with additional advantages derived from the constant-slope discharging, rather than the constant-slope charging as in [19] . As a result, the start voltage here ranges from V st,min to V DD , in contrast with the ground-to-V st,max range in the I-DAC-based DTC. The differences are shown in Fig. 2 . For both the DTCs, the difference in the voltage ramp is within the start voltage ranges. Note that the output delay can be expressed as t = V /(I /C), where I /C is the ramp slope. We will discuss I and C in the following regarding their influences on t, which contains DTC nonlinearity effects.
Due to the channel-length modulation, the current is not constant, since the drain voltage changes in the saturation mode. The drain current is given by [20] 
To partially alleviate this issue in the prior-art circuits, a 6-pF capacitor is connected to the gate of M P2 to stabilize its V GS voltage, as shown in Fig. 2 (a). The cascode transistor M P1 helps to stabilize the drain voltage of M P2 . The charging current is thus less sensitive to the variable starting voltage V st . At the same time, to achieve a fixed capacitance of the V ramp node, a big capacitor is attached to that node. Its value should be large enough so that it suppresses the MOS parasitics, thus dominating the V ramp node's capacitance. Similar issues could also affect the proposed DTC architecture. During the discharging process, various DTC control codes produce varying V st , which is the V DS of the discharging NMOS.
Without the isolating cascode current mirror, the channellength modulation effect would be more severe. However, it is interesting to point out that V ramp node's capacitance also increases with the voltage. In other words, the V ramp node manifests a varactor property, which compensates the nonlinearity induced by the channel-length modulation when properly sized, as shown in Fig. 3 . With only the channel-length modulation effect, the discharging current would reduce as V ramp drops, making the discharging curve convex. On the other hand, when only the variable loading capacitance effect exists, the slope increases as V ramp drops, forcing the discharging curve to be concave. The dashed lines in Fig. 3(b) and (c) are slopes at the points of interest. Fig. 3(d) corresponds to the case when the channel length modulation effects dominate the nonlinearity contribution. The integral nonlinearity (INL) in Fig. 3 (e) indicates that the variable loading capacitance exerts more influence than the channel length modulation. Those two opposing effects can roughly compensate, with the latter acting as a built-in predistortion for the former across a certain voltage range.
B. PVT Sensitivity
To verify the effectiveness of the proposed technique, Fig. 4 schematic is now simulated under different process, voltage, temperature (PVT) variations. The circuit comprises the DTC core M P1,N1,P2,N2 with an ideal DAC to generate V cap ranging from 0.8 to 1 V while the incoming clock runs at 40 MHz. The control code C 3:0 is set to "1100" in the PVT sensitivity analysis. Post-layout simulations indicate the typical range of ∼80 ps. Fig. 5(a) shows the post-layout simulation results over five process corners. The worst case INL is maintained within 2 LSBs over the 9-bit range. To check for the temperature and voltage variations, the INL is simulated at 0.9-and 1.1-V supply voltages at room temperature, as well as at −50 • C and 120 • C at 1-V supply, respectively, as shown in Fig. 5 (b). Its worst case INL is slightly larger than 1 LSB over the 9-bit design. Specifically, at the lower supply of 0.9 V, due to the slope of the ramp node capacitance against the ramp voltage being steeper, the varactor effect dominates. As a result, the INL curve tends to be convex, which is aligned with the analysis in Fig. 3 (e). As compared with [19, Fig. 13 ], the proposed architecture features comparable linearity but at a much lower complexity and power consumption.
C. Trial Calibration
In order to allow for a possible calibration of the nonlinearity, four identical MOS capacitors were added in this article (missing in our earlier version in [9] ) between the ramp node and the ground, as shown in Fig. 4 . When we enable (EN) all the MOS capacitors with the calibration control code "0000," the varactor effect dominates when compared with the light-loading case of "1111," which shows a desired S-shape. Code "0000" thus causes the INL curve to become convex. The conclusion is verified by the post-layout simulations in Fig. 5 (c).
III. PROPOSED DIGITAL-TO-TIME CONVERTER
This design is based on our charge-sharing constant-slope DTC topology originally proposed in [9] . In this article, four identical MOS capacitors are added at the V ramp node for finetuning the INL. Furthermore, the original 5-bit topology was extended to 9 bits, while the layout and the MOS transistor sizes were additionally optimized. 
A. Proposed DTC Architecture
The schematic of the proposed constant-slope discharging DTC is shown in Fig. 6 . It consists of the input and output buffers, a ramp generator, and a threshold comparator. The transmission gate, fixed capacitor C 0 , and controllable capacitor array C a are used to regulate the supply voltage of the ramp generator. The output of the ramp generator drives the threshold comparator to generate the time delay t d proportional to the initial voltage drop V DD . Four identical loading MOS capacitors are added at the ramp node controlled by C 3 : 0 to explore the calibration possibility.
The supply regulation of the ramp generator is carried out in two phases: pre-charging ϕ 1 and discharging ϕ 2 , as shown in Fig. 7 . During ϕ 1 , the transmission gate is transparent and the shaded part of the C a capacitor array (corresponding to C 2 in Fig. 9 ) is disabled by keeping the zero voltage across the constituting capacitors, as shown in Fig. 9 . The fixed capacitor C 0 and the remaining (un-shaded) capacitor array (corresponding to C 1 in Fig. 9 ) are precharged to V DD . During the ϕ 2 discharge phase, the transmission gate is opaque and all the capacitor arrays gets engaged together with the V ramp node capacitance C 3 . The charge is thus shared with the newly engaged capacitors. This produces a regulated voltage drop on V cap . Referring to Figs. 6 and 9, V cap is expressed as
where
When C 1 is linearly increased with the digital control code, C 2 will be linearly decreased by the same amount.
As an example, a 900-fF capacitance is first pre-charged to 1 V. Then, the charge is shared with the total 1000-fF capacitance, making V cap settled at 0.9 V. The supply voltage for the ramp generator discharging becomes V DD − k , which is the start voltage (V st_proposed ) in Fig. 1(b) .
B. Timing Strategy
A detailed timing diagram is shown in Fig. 8 . The DTC input rising (i.e., significant) edge is the critical edge to be precisely delayed. Compared with the conventional DTCs [4] , [5] , there is one extra control signal here whose timing should be taken care of, i.e., the control signal EN for the transmission gate. Since it affects the next cycle operation, together with the DTC delay control word, D N − 1:0 , the rising edge of the EN should come safely after the rising edge of the DTC input. tr is the time to allow the ramp inverter output (V ramp ) to discharge to ground and well settle there. This way, EN and D N − 1:0 will not affect the previous DTC input rising edge propagation. After the transmission gate is enabled, DTC enters into ϕ 1 . V cap is preset to V DD in preparation for ϕ 2 . tf represents the time difference between the nearby falling edge of EN and D N − 1 : 0 . This ensures that the transmission gate will be turned off completely. The charge stored on the capacitor array is still
where C 0 is a fixed capacitance, C u is the unit capacitance of C-DAC, and k represents the number of chosen charging units in the capacitor array. After D N − 1 : 0 is reset to zero, the stored charge is shared over C 1 + C 2 + C 3 , resulting in V cap going to V DD − K . When the next DTC input arrives, V ramp discharges from V DD − K to ground. Thus, by different initial discharging ramp voltages, the DTC output rising edge is programmably delayed. More control bits selected result in less capacitors engaged in storing the charge. Consequently, a larger voltage drop V ramp node will ensue, giving less discharging time. Finally, this causes the input signal to propagate faster to the output.
C. Power Advantages With Abstract Diagram
As shown in Fig. 2(a) , I-DAC continues to charge the ramp node even after the voltage is settled, thus burning power on the resistor. In contrast, the proposed C-DAC stores the charge on the ramp node after the voltages settles to V st , with no more charge drawn from the supply. This is because M n1 is disabled before the arrival of the critical input rising edge, thus preventing the charge on V cap to go to ground. This helps to improve the energy efficiency.
The proposed C-DAC does not inherently dissipate any charge, since V cap achieves the desired voltage by charge sharing and there is no path to ground for the V cap node. By taking advantage of the charge redistribution, the variable start voltage generation can be realized with much less power than that in the conventional I-DAC. Fig. 9 shows a simplified abstract model of the charge redistribution used in the proposed DTC. During ϕ 1 , C 1 is charged to V DD , accumulating an overall charge of C 1 V DD , while the charge on C 2 is zero due to its both nodes being at the same voltage potential. During ϕ 2 , the right-hand side electrode of C 2 , which is denoted as V DCW , gets grounded. The V ramp node capacitance gets also shorted to V cap . The charge originally stored on C 1 is hence redistributed over
Even though the charge is conserved, the energy loss due to the charge redistribution during the ϕ 1 to
DD . Then, from ϕ 2 to the next cycle of ϕ 1 , the power supply needs to fuel up that energy loss. Thus, the energy loss of the entire operation period is obtained as
DD . The energy loss can be small when C 1 is much larger than C 2 and C 3 . Even though the voltage variation on C 2 and C 3 can be as large as V DD or close to V DD , their capacitances are relatively small. C 1 is large, while its voltage variation is small. Hence, the power consumption caused by this passive network of three capacitors could be very low.
Referring back to Fig. 4 , the V cap node features a slow discharging slope, forcing the threshold comparator to stay in the feedthrough status for a long time. Thus, longer channel length can be selected for it to bring the power consumption down.
As a last remark, there is no need for extra-large buffers to drive the DTC input signal, as compared with the conventional ramp generator [19] . Consequently, the power consumption can be further reduced.
D. C-DAC-Based Ramp Generator
The size of the transmission gate should be carefully chosen to minimize its on-resistance and to reduce the V cap settling time so that it does not limit the operating speed of the DTC. The capacitor array implementation should take into account its power efficiency, matching accuracy, and noise suppression. The digital control word drivers should be strong enough to keep the settling time within half clock period, satisfying the timing conditions in Fig. 8 . In this article, a customdesigned MOM capacitor [21] is used, as shown in Fig. 10 . The unit capacitance is laid out using metal-2 (M2) to M7 with 0.05-μm width and 1.4-μm length. The layout extraction estimates a unit capacitance of 0.84 fF. It is chosen to guarantee that the quantization noise is buried under the thermal noise level. Only M5 is used to connect the capacitor and the control bits. The distance from the control bits to the custom-designed capacitor fingers is enlarged to reduce the unwanted parasitics. The LSB is implemented with half of the length of one unit finger to reduce the area. The fixed capacitor (C 0 ) is built as an MOM capacitor from the PDK and has a value of 2.26 pF. The capacitors occupy the majority of core area. The voltage variation range for V cap is from the minimum initial voltage (V st,min ) to V DD , where V st,min can be determined as
With the implemented capacitor array, V st,min is 820 mV. In the layout, M1 and M2 are not used in C 0 in order to reduce the substrate interference. The ramp inverter size should not be overly large in order to prevent its self-parasitic capacitance from being too large. The avoidance of the cascode structure in the ramp inverter, as previously done in Fig. 2 , is instrumental in substantially lowering the supply voltage in the proposed DTC. In addition, a guard ring is used for noise isolation.
E. Threshold Comparator
The threshold comparator serves two roles: providing the loading capacitance as well as the predistortion for the channel-length modulation. As mentioned in Section II-A, the discharging slope is I /C. After the node V ramp discharges below V st,min , the discharging curves under different DTC control codes are the same, therefore experiencing the same effects. Thus, when deciding on I /C, only the part above V st,min needs to be considered. In order to ensure that the initial ramp voltage stays sufficiently away from the comparator's threshold voltage, its NMOS transistor is sized larger than the PMOS. This resulted in substantial lowering of the comparator's threshold. When the drain voltage of M n1 in the ramp generator drops from V DD to V st,min , it still operates in the saturation region. Then, the discharged current linearly increases with the drain voltage scaled by the factor of λ I following the conventional I -V formula in (1) . As a result, to keep the slope I /C constant, the loading capacitance must decrease as V ramp decreases from V DD to V st,min .
The size of the comparator is large and is optimized to slow down the input ramp and to cover the desired dynamic range. Thus, the node capacitance of V ramp is mainly determined by the gate capacitance of the comparator rather than the drain capacitance of ramp generator, even though the latter can still contribute a small amount of nonlinearities. Considering that the gate voltage of the comparator (inverter) is still high even when it drops to V st,min , then M p2 is OFF and M n2 is ON. Hence, the comparator output node voltage stays low. Under these conditions, sweeping the gate from V st,min to V DD causes the NMOS gate capacitance to increase much faster than that of the PMOS. By properly sizing the PMOS versus NMOS, the slope due to capacitance variation can approach the slope due to channel-length modulation. Fig. 11 shows the circuit simulation results of capacitance at the V ramp node against its voltage. Even though this C-V curve is not very linear, this nonlinearity has a weak effect on the DTC delay nonlinearity, as explained in the following. After the V ramp -node capacitance manages to track the channel-length modulation effect, the ramp capacitance can be written as
where f n (V ) models the nonlinearity of the V ramp -node C-V relationship
It can be observed that f n (V ) needs to be scaled by C 0 before affecting the delay nonlinearity. The large size of the comparator not only makes the ratio more robust but also provides strong driving ability to the following output buffer. It can be roughly calculated that λ for the current and capacitance is λ I = 0.25 V −1 [see (1) ] and λ C = 0.45 V −1 [see (4)], respectively. However, considering that fixed parasitics will be added to the capacitance at post-layout simulations, the latter λ approaches to the former until they are first-order-compensated properly.
IV. EXPERIMENTAL RESULTS
To demonstrate the effectiveness of the proposed techniques, a brand new constant-slope DTC is implemented in a 28-nm low power (LP) CMOS. Fig. 12 shows the chip micrograph. The effective DTC area is 0.0019 mm 2 . When operating at a 1-V supply, it consumes only 31 μW while clocking at 40 MHz. The measurement setup is shown in Fig. 13 . To measure the DTC nonlinearity, 1 a sensitive frequency-domain method is adopted from [25] , as shown in Fig. 14(c) . A digital control block is embedded to generate alternating codes D1 and D2 to periodically modulate the DTC delay. 1 and 2 are the corresponding DTC output phases. The spurious tone level then corresponds to the delay difference between the two corresponding control codes. Similar to the method in [25] , the DTC output is divided by 2, yielding a 20-MHz square wave as the output. The spectrum is measured using Agilent E4405B ESA-E. The relation between the spur 1 In this context, DNL/INL are defined as level and the relative time step can be expressed as
where τ h is the delay difference between the two corresponding control codes D1 8:0 and D2 8:0 ; T in is the period of the DTC input clock; f div is the fundamental frequency of the divided DTC output; and f DW is the frequency of the code waveform. The code waveform is set as eight periods of the input clock. Referring to the fundamental frequency at 20 MHz, the relative spur level at 5-MHz offset is, for example, −105 dBc when the DTC control codes are modulated with a single-LSB step difference, which corresponds to a 141fs delay step. The measured differential nonlinearity (DNL) and INL are, respectively, 0.96 and 1.07 LSB of the 148-fs step size, as shown in Fig. 15 . The DNL is mainly contributed by the MSB switching, originating from the systematic layout parasitics. Moreover, due to the LSB being implemented as half of the unit length as other bits, there is an odd-even pattern in the DNL originating from the process mismatch and parasitics. By avoiding the usage of the cascoding topology, the proposed DTC can operate at a low supply voltage. This was verified at as low as 0.75 V with 16-LSB steps per measurement. These results are shown in Fig. 16 . The INL is 3.2 LSB with a full range of 187 ps. Its INL degrades due to voltagedependent ramp node capacitance dominating the nonlinearity.
Since the sizes are optimized with 1-V supply, the degraded INL is within the expectations. Current consumption of the DTC core (all the blocks in Fig. 6) is measured under 1 and 0.75 V. The results are shown in Fig. 17 , indicating that the consumed power increases with DCW. The average currents are 22.7 and 16.2 μA, respectively. To help generating tf and tf in Fig. 8 , extra buffers are needed. These assistant 3-ns delay buffers for the timing control consume 8.5 and 6.1 μA (post-layout simulations), respectively, running at 40 MHz, which can be further reduced, since their jitter has only a slight influence compared with the 3 ns delay. Thus, the total power consumption of the DTC is 31 μW with the 1-V supply, and 17 μW with 0.75 V.
The measured phase noise of the whole DTC, including the test circuitry, with a 100-MHz sinusoidal input and a 50-MHz square-wave output is −151 dBc/Hz at 100 kHz and −154 dBc/Hz at above 1-MHz offset frequencies. The integrated jitter from 10 kHz to 10 MHz is 267 fs. By incorporating this DTC into an ADPLL, the DTC might contribute some limited amount into the ADPLL's in-band phase noise. Doubling the dissipated power could roughly reduce the jitter power by half. The power consumption of the self-biased buffer is not included in the total power calculation, unlike in [19] , which embeds the input driving buffer for testing purpose into the core DTC design. In addition, the input of the proposed compact DTC core is a square wave rather than a sine wave, which is favored by the digital design approach.
The key performance metrics of the proposed DTC are compared in Table I with the state-of-the-art DTCs. It is noted that the constant-slope DTCs can achieve fine resolution and excellent linearity. In this article, the proposed DTC maintains such performance, while consuming significantly less power. Moreover, we should acknowledge that different definitions of INL are chosen in various publications. The endpoint usually gives worse numbers than the best fit straight line method, even though the best fit straight line method is preferred in the ADPLL application, since the DTC offset is normally compensated by the loop.
The DTC performance comparison landscape considering the four key parameters (consumed power, clock frequency, INL, and range) is shown in Fig. 18 . The highly accurate matching property of the MOM capacitors in the C-DAC and the constant-slope operation result in a competitive INL/range performance along the horizontal axis. For the vertical axis, which shows the power consumption over clock frequency, this article achieves top performance thanks to the excellent power efficiency of the passive C-DAC, simple ramp generator, and threshold comparator. No additional biasing circuits and current mirror are needed.
The above measurements were done with board #3 and control codes for the loading MOS capacitors C 3:0 =1100. To check the influence from process and supply variations, and how much influence the trial calibration (four identical MOS varactors controlled by C 3:0 ) can impose, three boards were measured under different control codes of C 3:0 and supply voltages. To simplify the DNL/INL measurements, readings were taken every 16 LSBs. The results can be slightly different from the ones taken by 1-LSB step due to the measurement error. Comparing between the control codes "1111" and "0000," the significant influence by the tunable MOS capacitance is verified in boards #1 and #2. The INL difference is relatively small in board #3. Comparing the supply voltages between 0.9 and 1.1 V, its influence is verified by all three boards. The INL is more convex at 0.9 V than at 1.1 V. As a conclusion, the calibration can be done either by tuning the supply voltage or by tuning the loading MOS capacitances at the ramp node.
V. CONCLUSION
In this article, we have proposed a high-resolution, ultralow-power (ULP) DTC. When operating at 1 V, it achieves 9-bit range with 148-fs step size at 31-μW drained power. Benefiting from the constant-slope operation, the proposed DTC achieves 159-fs INL. It makes use of a simple inverter structure with a built-in predistortion and a passive capacitor array as a DAC generating the initial ramp voltage. The DTC can offer high resolution with good linearity while consuming extremely LP, thus making it suitable for the Internet-of-Things (IoT) applications.
APPENDIX
A. Nonlinearity Versus Range
A larger ratio of the tuning range over the total delay will worsen the nonlinearity, since V ramp node experiences more non-linear distortions. As shown in Fig. 22 , for a given slope and total delay t d , the range t a can only be increased with a larger voltage drop k , which obviously worsens the linearity. Under the 1-V supply, a drop to 0.7 V brings much worse linearity than a drop to 0.8 V.
B. Phase-Modulation Measurement Method
As commented in [25] , a subset of INL points could also describe the DTC linearity if the INL behavior is fairly smooth. It means that measuring the DNL with 1-LSB steps should result in the same INL as with 16-LSB steps, provided noise is disregarded. However, making the measurements with the finest 1-LSB steps over the 9-bit range will accumulate the measurement error 511 times, adding more uncertainty to the results than with the coarse steps. This is even despite the fact that the spur sensitivity is better with finer steps. The noise can make the spur vary more at larger amplitudes. This requires longer time for averaging, resulting in significant increases in the measurement times.
One scenario that has not been covered in [25] is the case when the DTC transfer function is not monotonic. The DNL/INL calculation cannot directly follow the procedures described in the above publication. As shown in Fig. 23 , similar results can be derived for two different DTC transfer functions. The DNL calculation should involve with the polarity information. To eliminate such a potential issue, not only 1-LSB steps should be measured across the whole range but also 2 LSB or even more spacing should be confirmed.
Another scenario that should be seriously considered is the INL polarity when transferring DNL into INL. The method described in [25] assumes that the DTC delay increases with the control codes. Fig. 24 shows that two different DTC transfer functions can result in the same measured DNL. When the delay decreases with the control codes, the INL calculated through the conventional way needs to be inverted.
